
FIG. 1







FIG. 3








FIG. 5



O PIXELS INPUT TO HORIZONTAL 1/2 CIRCUIT

■ PIXELS OUTPUT FROM LATCH CIRCUIT 81

FIG. 6



- PIXELS OUTPUT FROM LATCH CIRCUIT 81
- PIXELS OUTPUT FROM LATCH CIRCUIT 84

FIG. 7





FIG. 8








FIG. 10





ADRC BLOCK (EVEN-NUMBERED SEGMENT)